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Estimating the Power Bus Impedance of Printed
Circuit Boards With Embedded Capacitance
Minjia Xu, Member, IEEE, and Todd H. Hubing, Senior Member, IEEE
Abstract—Embedded capacitance is an alternative to discrete
decoupling capacitors and is achieved by enhancing the natural
capacitance between closely spaced power and return planes. This
paper employs a simple cavity model to investigate the features af-
fecting the power bus impedance of printed circuit boards with em-
bedded capacitance.
Index Terms—Cavity theory, conduction loss, dielectric loss,
embedded capacitance (buried capacitance), power bus decou-
pling, power bus impedance, power bus modeling, power bus noise
(delta-I noise, ground bounce noise, simultaneous switching noise),
power bus resonance, power plane, quality factor, return plane.
I. INTRODUCTION
NOISE on the power bus due to a sudden change in the cur-rent drawn by active devices (delta-I noise) is a common
problem in high-speed printed circuit board (PCB) and multi-
chip module (MCM) designs [1], [2]. Delta-I noise can result
in signal integrity problems and is a potential source of radiated
electromagnetic interference (EMI) [3]. Decoupling capacitors
are commonly used to mitigate delta-I noise. Typical high-speed
digital designs require dozens or even hundreds of discrete de-
coupling capacitors. These capacitors take up space and can re-
duce the reliability of the product. In addition, the effective fre-
quency range of discrete decoupling capacitors on printed cir-
cuit boards is generally limited to several hundred megahertz
due to the interconnection inductance [4].
Embedded capacitance is an alternative to discrete decou-
pling capacitors for reducing power bus noise [5]–[7]. This
method takes advantage of the natural capacitance between
solid power and return planes. In most PCB designs, this
natural capacitance is too small to be effective. However,
by minimizing the distance between the two solid planes
and filling this space with a material that has high relative
permittivity, the board capacitance can be greatly enhanced. As
a result, it may be possible to eliminate the local decoupling
capacitors (e.g., capacitors with a value of 0.01 microfarads
or smaller) in boards with embedded capacitance. Normally,
bulk decoupling capacitors (e.g., capacitors with a value of 1
microfarad or greater) are still used in boards with embedded
capacitance to reduce low-frequency power bus noise.
With closely spaced power–return plane pairs for power dis-
tribution, embedded capacitance boards can achieve very low
power bus impedance over a wide frequency range (generally
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much less than 1 above a few megahertz) [8]. The impedance
associated with active devices mounted on the board surface
tends to be much higher than the power bus impedance. There-
fore, most active devices can be modeled as current sources. The
power bus voltage at one location due to the current drawn by a
component at another location can be calculated using
(1)
where is the power bus transfer impedance between these
two locations. Several texts and papers have proposed methods
to estimate the total transient current drawn by active devices
(e.g., [9]–[11]). Regardless of the technique used to determine
the source current, the key to reducing the power bus noise
voltage is minimizing the power bus transfer impedance at all
frequencies of interest.
At low frequencies, the behavior of a closely spaced
power–return plane pair can be described by a lumped-element
model [4]. However, at frequencies where the dimensions
of the board are not electrically small, it is necessary to use
complex distributed models. Rubin and Becker have modeled
electrically large printed circuit boards using a grid of lumped
resistors, capacitors and inductors [12]. Novak used a grid
of transmission lines to model power bus structures [13]. Shi
and Fan developed a circuit extraction approach based on an
integral equation formulation for analyzing power bus systems
[14]. Each of these techniques can be used in conjunction
with SPICE models of active devices to simulate the behavior
of printed circuit boards with power–return plane pairs. In
addition, general two-dimensional (2-D) or three-dimensional
(3-D) full wave numerical methods such as FDTD, FEM, and
MoM have also been applied to model printed circuit boards
with power–return plane pairs [15], [16]. However, these
models are relatively complex, and they require a significant
amount of time and expertise to implement properly.
Several investigators have used a cavity model to charac-
terize the power bus systems of printed circuit boards with
solid power and return planes [13], [17]–[20]. The input and
the transfer impedance expressions resulting from the cavity
model of closely spaced power–return plane pairs are relatively
simple and reasonably intuitive. This paper uses a cavity model
to analyze printed circuit boards with embedded capacitance.
The model results are validated by power bus impedance
measurements. According to the cavity model, the magnitude
of the power bus impedance near resonances is determined by
the quality factor of the cavity structure. This paper examines
the quality factor for typical embedded capacitance geometries,
and determines the dominant source of loss affecting the
amplitude of power bus resonances.
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Fig. 1. Geometry of a rectangular power–return plane structure.
II. CAVITY MODEL FOR CLOSELY SPACED POWER-RETURN
PLANE PAIRS
The structure under study is a rectangular power–return
plane pair separated by a dielectric substrate as shown in Fig. 1.
Since embedded capacitance boards are electrically thin, they
can be modeled as a 2-D TM cavity with two perfect electric
conductor (PEC) walls representing the power and return
planes. The sides of the rectangular board can be modeled with
four perfect magnetic conductor (PMC) sidewalls. The feed
port is modeled using a -directed current source located at
with an electrically small rectangular cross section of
size . The receiving port located at has an
electrically small rectangular cross section of size .
The transfer impedance between these two ports is given by
(2)
where , , .
for ; for or ; for
, [13], [18], [19]. With , the input impedance
at the feed port becomes
(3)
In a typical printed circuit board, the transient current flows
through a lead or a via to reach the power or the return plane.
For a coaxial feed such as this, the feed port can be represented
by a square whose effective cross-section is equal to the area of
the circular feed probe [22].
Equations (2) and (3) assume that the structure is lossless.
However, power–return plane pairs in real printed circuit boards
exhibit losses due to the finite resistance of the copper walls,
loss in the dielectric, radiation loss, losses due to surface waves
induced on the outer surface of the copper, and losses due to the
power dissipated in the components. For an unpopulated thin
power–return plane structure with a reasonably good dielectric
and conductor, it has been shown that the transfer and input
impedance is still approximately determined by (2) and (3) as
long as is replaced by [23], where
(4)
In (4), is the intrinsic impedance of the dielectric substrate,
is the surface impedance of the two conducting planes, and is
the wave number in the lossy dielectric substrate represented by
(5)
where is the loss tangent of the dielectric substrate be-
tween two solid planes.
The input and transfer impedances given by (2) and (3) are ex-
pressed as double infinite series that need to be truncated in prac-
tical calculations. The number of terms needed for convergence
can be determined by the highest frequency of interest [18]. The
computation can be accelerated by reducing the double infinite
series to a single infinite series using trigonometric Fourier se-
ries [24].
To validate the cavity model, the input impedance of a
15.6-cm by 10.6-cm double-sided FR4 board was calculated
according to (3)–(5). The dielectric layer between two solid
planes was 30 mils thick with a relative permittivity equal to
3.86 and a loss tangent equal to 0.019. The board was fed by
an SMA jack at location (4.6 cm, 2.6 cm). The radius of the
center conductor for the SMA jack was 30 mils. The input
impedance of this test board was measured using an HP4291A
impedance analyzer from 1 MHz to 1.8 GHz. The cavity model
estimate for the magnitude of the input impedance agreed
pretty well with the measurement as demonstrated in Fig. 3.
The calculations were performed up to to
achieve a 5% maximum error at all resonant frequencies.
Compared to the measurement results, the calculated resonant
peaks were slightly higher at the cavity resonance frequencies.
This difference may have been due to the PMC boundary
assumption in the cavity model, which neglected the fringing
field at the board edges.
Fig. 3 provides another example where the cavity model was
used to calculate the first null and peak of the input impedance
for a 15-cm by 10-cm board [25]. The two planes of the board
were separated by a layer of 55-mil FR4 with a relative permit-
tivity equal to 4.3 and a loss tangent equal to 0.2. The board was
fed by a low impedance 85-mil semi-rigid probe at (4 cm, 5 cm).
The radius of the probe’s center conductor was 10-mils. Using
an HP4291A impedance analyzer, it was found that the input
impedance of the structure exhibited a series resonance at 198
MHz, and a cavity resonance at 488 MHz. The cavity modeling
results were obtained by truncating the double infinite series in
equation (3) at .
As shown in Figs. 2 and 3, the impedance of the power–return
plane pair exhibits a series of poles corresponding to the cavity
resonances. To help understand this behavior, an equivalent cir-
cuit based on the modal expansion method for the power–re-
turn plane structure is shown in Fig. 4. In this equivalent cir-
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Fig. 2. Input impedance of a 10-mil thick 15.6-cm by 10.6-cm double-side
FR4 test board fed by an SMA jack at location (4.6 cm, 2.6 cm): measurement
vs. lossy cavity modeling results.
Fig. 3. Input impedance of a 10-mil thick 15-cm by 10-cm double-side FR4
test board fed by an SM jack at location (4 cm, 5 cm): measurement vs. lossy
cavity modeling results.
cuit, the impedance contributed by the TM mode is modeled
by an LCR parallel branch with a resonant frequency equal to
the cutoff frequency of this mode. The contribution to the total
impedance from the TM mode is given by
(6)
where
(7)
Fig. 4. Equivalent circuit for a lossy power–return plane structure.
Fig. 5. Narrow-band equivalent circuit for a lossy power–return plane
structure.
The magnitude of the input impedance for the power–return
plane pair is finite around the cavity resonances due to the var-
ious losses inside the structure. The equivalent loss resistance
for the resonant TM mode can be expressed as
(8)
A narrow-band equivalent circuit for the power–return plane
structure near the resonant frequency of the TM mode is pro-
vided in Fig. 5. In this equivalent circuit, and represent
the total contribution to the power bus input impedance from
those modes whose cutoff frequency is lower than the cutoff
frequency of the TM mode, . and represent the
contribution of all modes whose cutoff frequency is higher than
. Although the magnitude of the input impedance around
the resonance cannot be directly calculated from , it is gen-
erally dominated by the contribution from the resonant branch.
At a frequency that is slightly higher than , the contri-
bution from this dominant branch can be calculated using [26]
(9)
Substituting (7) and (8) into (9) yields
(10)
where . According to (10), the magnitude
of the power bus input impedance near the resonances is related
to the location and the dimension of the feeding port, the board
capacitance, and the quality factor of the structure. Higher loss
in the cavity results in a lower quality factor, which in turn leads
to a lower power bus impedance near resonant frequencies.
As stated before, power–return plane structures in real printed
circuit boards exhibit conductive, dielectric, radiation, surface
wave, and component losses. Formulas for the quality factor
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due to conductive loss and dielectric loss are well documented
[27], [28]. For very thin dielectric layers between power and
return planes with arbitrary shape, an approximate formula for
the quality factor due to conductive losses in the top and bottom
planes is given by
(11)
The quality factor due to the dielectric loss is given by
(12)
In general, the quality factor due to the radiation loss has to be
numerically evaluated for a specific mode. However, an approx-
imate closed-form expression is provided in [21] for the quality
factor due to the radiation loss of the dominant TM mode for
rectangular structures with thin dielectric layers. This approxi-
mation is
(13)
where
(14)
and are the effective dimensions of the structure after ac-
counting for the fringing effect. Surface wave losses are usually
very small compared to the other losses in typical power–return
pair geometries, and can be safely neglected. Consequently, the
overall quality factor for an unpopulated printed circuit board
can be approximated as
(15)
In general, is associated with a specific cavity mode, and is a
function of frequency.
III. POWER BUS IMPEDANCE OF EMBEDDED CAPACITANCE
BOARDS
As part of research for the embedded decoupling capacitance
(EDC) project led by the National Center for Manufacturing
Sciences (NCMS), a variety of boards employing embedded
capacitance were evaluated [29]. The swept frequency power
bus input impedance of each test board was measured using an
HP8753D network analyzer between 30 kHz and 5 GHz. In this
section, the measured power bus impedance results are analyzed
using the cavity model.
A. Power Bus Resonant Frequency Analysis
According to the cavity model, the input impedance of a loss-
less power–return plane structure is dominated by the board ca-
pacitance at frequencies below the first series resonance. At fre-
TABLE I
RESONANT FREQUENCIES FOR THE 15.6 cm BY 10.6 cm FR4 BARE
BOARD (MHZ)
quencies above the first resonance, the input impedance is in-
ductive except around cavity resonant frequencies given by
(16)
The resonant frequencies for a 15.6-cm by 10.5-cm double-
sided FR4 test board were calculated according to (16) up to
1.8 GHz. The calculated resonance frequencies are compared
to the measured resonant frequencies in Table I.
Due to the location of the measurement port, some modes
were not excited and do not appear in the measurement results
plotted in Fig. 2. Nevertheless, the resonant frequencies pre-
dicted by (16) are very accurate for this test sample.
When the plane spacing is not very thin at the highest fre-
quency of interest, the effect of fringing fields must be taken
into consideration for the resonant frequency calculation. The
cavity model assumes there are PMC sidewalls around the struc-
ture periphery, yet in reality the field does not stop abruptly at
the edge of a test board. Fringing fields at the board edge make
the board appear slightly larger than it really is, resulting in a
downward shift in the resonant frequencies. Several formulas
have been proposed to calculate the resonant frequencies in the
presence of a fringing field by adjusting the dimensions of the
structure [21], [27]. Fringing is more of a factor in boards that
have a smaller ratio of board area to plane spacing. However,
in embedded capacitance boards employing very thin dielectric
substrates, the fringing effect can normally be neglected.
B. Effect of the Spacing Between the Power and the Return
Planes
Fig. 6 compares the measured power bus input impedance
of two populated 7.6-cm by 5.1-cm embedded capacitance test
boards. These two boards have the exact same layout and the
same stack-up. Between the power and the return plane, one test
board employs a 4.5-mil layer of FR4 material, while the other
uses a special 2.1-mil layer of FR4 material. The experimental
results show that the resonant peaks in the 2.1-mil sample are
more damped than those in the 4.5-mil sample.
According to (3), the power bus input impedance for a loss-
less power–return plane pair is proportional to the spacing be-
tween the two solid planes ( ). In addition, among the three
major loss mechanisms, the quality factor due to the conduc-
tive loss is proportional to . Therefore, reducing the power and
the return plane spacing will decrease the quality factor associ-
ated with the conductive loss of the structure, and lead to lower
resonant peaks for the power bus input impedance.
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Fig. 6. Measured power bus input impedance of two 7.6-cm by 5.1-cm
populated boards with different spacing between the power and the return
planes.
Fig. 7. Cavity modeling results of the input impedance for three 15.6-cm by
10.6-cm FR4 double-side bare boards with different thickness.
The effect of the spacing between the power and return planes
is further demonstrated in Fig. 7, which compares the cavity
model estimates of the input impedance for three FR4 double-
sided bare boards. All three boards are 15.6 cm by 10.6 cm and
fed by SMA jacks at (4.6 cm, 2.6 cm). The spacing between the
two solid planes for these three test boards is 30 mils, 10 mils,
and 3 mils, respectively. According to the simulation results, the
3-mil sample has the lowest input impedance over the whole
frequency range. In particular, as the spacing decreases from 30
mils to 3 mils, the magnitude of the power bus input impedance
around the resonant frequency at 700 MHz drops from 14.3
to 0.69 . The decrease in the magnitude of these resonances
is about 26 dB while the spacing decreased 20 dB. The thinnest
test sample has the lowest impedance peaks due to the lower
quality factor associated with the conductive loss in the planes.
TABLE II
EMBEDDED CAPACITANCE MATERIALS EVALUATED IN THE STUDY
C. Effect of the Board Dimensions
Board dimensions determine the resonance frequencies of the
power bus input impedance as indicated by (16). For a given fre-
quency range, larger boards encounter more board resonances
than smaller boards. But that does not necessarily suggest the
power bus noise in a large board is more severe. The noise
voltage may be excessive if a source harmonic happens to occur
around a board resonance with high impedance. Therefore, it is
desirable to ensure that all power bus resonances are sufficiently
damped. Among the three major loss mechanisms, the quality
factors due to the conductive and the dielectric loss do not de-
pend on the board dimensions. The radiation loss decreases with
increasing board dimensions. However, since embedded capac-
itance boards employ ultra-thin power–return plane pairs (usu-
ally less than 0.1 mm) for power distribution, the radiation from
the board edge is generally not the dominant loss mechanism.
As the result, the overall quality factor is relatively independent
of the board dimensions for unpopulated boards.
IV. ANALYSIS OF THE QUALITY FACTOR
According to the cavity model discussed in Section II, the
input impedance of a power–return plane pair around resonant
frequencies is related to the quality factor of the structure.
Higher loss in the power–return plane pair yields lower quality
factors and lower resonant peaks in the input impedance. A de-
tailed analysis of the quality factor for some typical embedded
capacitance boards is performed in this section. Four types
of commercially available embedded capacitance materials
were evaluated. These materials are described in Table II. The
relative permittivity and the loss tangent of each material listed
in Table II were measured by NIST [29].
Since surface wave losses can be safely neglected in em-
bedded capacitance boards, the overall quality factor is the com-
bination of the quality factor due to the dielectric loss, the con-
ductive loss and the radiation loss. To determine the dominant
loss mechanism in embedded capacitance boards, these three
partial quality factors were calculated for the dominant TM
mode for some typical embedded capacitance test boards and
their FR4 counterparts using (11)–(14). The total quality factor
for the TM mode of each test board was then calculated ac-
cording to (15). The results are summarized in Table III.
The data in Table III shows that the radiation loss is relatively
small compared to the dielectric loss and conductive loss for all
test boards, i.e., is much higher than or . Conse-
quently, radiation loss has little effect on the total quality factor
for the TM mode. The quality factors due to the conductive
loss and the dielectric loss are generally of the same order of
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TABLE III
QUALITY FACTORS OF THE TM MODE FOR SOME EMBEDDED
CAPACITANCE BOARDS
Fig. 8. Measured power bus input impedance of 7.6-cm by 5.1-cm 19.4-mil
FR4 boards: bare board versus populated version without discrete decoupling
capacitors.
magnitude for these test boards. The loss mechanism that domi-
nates depends on the thickness of the dielectric and the working
frequency. is proportional to the thickness of the dielectric
layer and proportional to the square root of the frequency, while
is independent of thickness and nearly independent of fre-
quency. For the closely spaced power–return plane structures
used in the embedded capacitance boards, the conductive loss is
the dominant factor especially at low frequencies. At higher fre-
quencies and in boards with wider spacing between the power
and the return planes, the quality factor is generally dominated
by the dielectric loss of the material.
Besides the conductive, dielectric, and radiation loss, extra
loss can be introduced by components mounted on a printed
circuit board. This effect is demonstrated in Fig. 8, which illus-
trates the measured power bus input impedance of two 7.6-cm
by 5.1-cm FR4 test boards up to 1.8 GHz. One is a bare board
while the other is populated with components. Both boards have
six layers with the power and the return plane on Layer 2 and
Layer 5, respectively. This layer stack-up results a relatively
wide 19.4-mil spacing between the power and the return planes.
Fig. 9. Measured power but input impedance of 15.6-cm by 10.6-cm 3.3-mil
FR4 boards: bare board versus fully populated version without discrete
decoupling capacitors.
The sharp peak below 100 MHz in the input impedance of the
populated board is not a power bus resonance, but a resonance
due to the interconnect inductance of the 22- F bulk decou-
pling capacitor and the interplane capacitance. Power bus res-
onances dominate both impedance curves above 500 MHz. The
3-dB quality factors of the first few power bus resonances are
calculated from the experimental results and labeled in the plot.
Compared with the bare board, the power bus resonances in the
populated board are shifted and more damped. The quality fac-
tors of the populated board are less than 15, while the quality
factors of the bare board are higher than 35.
Similarly, Fig. 9 compares the magnitudes of the measured
power bus input impedance of two 15.6-cm by 10.6-cm FR4
boards. Both samples have the same layer stack-up with the
power and the return planes next to each other. The spacing be-
tween these two planes is 3.3 mils. One test sample is densely
populated with components while the other has no components.
Again, the power bus input impedance of the densely populated
board has a sharp peak below 100 MHz due to the board capac-
itance and the interconnect inductance of the 4 bulk decoupling
capacitors. As labeled in Fig. 9, the quality factors of the power
bus resonances in the fully populated board are around 6 to 8.
They are much lower than the quality factors of the power bus
resonances in the unpopulated sample. The addition losses in-
troduced by equivalent series resistance (ESR) of components
help to damp power bus resonances as shown in Figs. 8 and 9.
For the 19.4-mil FR4 board and the densely populated 3.3-mil
FR4 board, the dominant loss mechanism is the component loss
rather than dielectric, conductive or radiation losses. However,
the component loss introduced by the active components is not
enough to completely eliminate power bus resonances in either
example.
Fig. 10 compares the measured power bus input impedance
of two 7.6-cm by 5.1-cm EC #2 boards with and without com-
ponents. The spacing between the power and the return planes is
4.0 mils for both boards. Above 100 MHz, the input impedance
curves of both boards are dominated by power bus resonances
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Fig. 10. Measured power bus input impedance of 7.6-cm by 5.1-cm 4.0-mil
EC #2 boards: bare board versus populated version.
Fig. 11. Measured power bus input impedance of 7.6-cm by 5.1-cm 0.2-mil
EC # 2 boards: bare board versus populated version.
along an upward slope. This slope is mainly due to the small
( 120 pH) inductance associated with the connection of the
SMA jack to the power and the return plane of the board. The
power bus input impedance curve of the populated board has a
lower slope due to a smaller SMA connection inductance. As
labeled in Fig. 10, the quality factors of the populated board are
just a little smaller than the corresponding quality factors in the
unpopulated board. The component loss only has marginal ef-
fect on power bus resonances for these 4.0-mil EC #2 boards.
Fig. 11 compares the power bus impedance of two 7.6-cm
by 5.1-cm EC #4 boards with and without components. The
spacing between the power and the return planes is about 0.2
mils for both boards. Again, the populated board has a smaller
SMA connection inductance resulting in a lower slope in the
power bus impedance curve. Power bus resonances in both
curves are eliminated. As shown in Table III, the quality factor
Fig. 12. Measured power bus input impedance of 7.6-cm by 5.1-cm populated
boards with various dielectric materials.
of unpopulated EC #4 is approaching 1, implying that the board
is critically damped and exhibits no resonant peaks. The low
overall quality factor is due to the low , which is due to the
ultra-thin spacing (approximately 0.2 mils) between the power
and the return planes in EC#4 test boards. The component loss
is relatively unimportant in the 0.2-mil EC #4 boards.
According to Table III, all test boards employing embedded
capacitance materials have lower quality factors (higher
loss) than the corresponding FR4 versions for the dominant
TM mode. Fig. 12 compares the measured power bus
input impedance for five populated test boards with different
dielectric materials [30]. All five boards have the exact same
dimension, the same layout, and the same layer stack-up. The
only difference is the dielectric material between the power
and the return planes of the test boards. Sample 1 has a 4.5-mil
layer of FR4; Sample 2 has a 2.1-mil layer of EC#1 (a thinner
version of FR4); Sample 3 has a 1.4-mil layer of EC#3; Sample
4 has a 4-mil layer of EC#2; and Sample 5 has a 0.2-mil layer
of EC#4. The power bus impedance of these test samples was
calculated using the cavity model. The NIST measurements of
the relative permittivity and the loss tangent were used in the
calculations. Each board was fed by an SMA jack at (2.8 cm,
2.55 cm). The center conductor of the SMA jack had a radius of
28 mils. The modeling results are plotted in Fig. 13. A 120-pH
inductance was added to the modeling results of each test
sample to account for the SMA connection from board surface
to the power plane layer. Since the cavity model only considers
the bare power–return plane pair and neglects the effect of vias,
fringing fields, and the radiation loss, the simulation results
do not match the measurement results exactly. However, both
plots show similar trends in the data.
According to the quality factor calculations, the FR4 sample
should have the highest quality factor followed by the EC#1,
EC#2, EC#3, and EC#4 samples, respectively. In both the mea-
surement and the model results, the FR4 board exhibits signifi-
cant peaks at power bus resonant frequencies. Several resonant
peaks and nulls are also evident in the EC#1 impedance curve.
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Fig. 13. Cavity modeling results of the power bus input impedance for 7.6-cm
by 5.1-cm boards with various dielectric materials.
Ripples in the EC#2 and EC#3 impedance curves are less pro-
nounced, and the EC#4 impedance curve is nearly a straight line
corresponding to the lumped inductance of the SMA connec-
tion. Such behavior is predicted by the quality factor analysis of
the power–return plane structure.
V. CONCLUSION
A simple cavity model was used to characterize closely
spaced power–return plane pairs in embedded capacitance
boards. The model was validated by power bus input impedance
measurements. According to the cavity model, a critical factor
affecting the power bus input impedance near resonant frequen-
cies is the quality factor. Boards without sufficient loss will
have very high resonant peaks in the power bus impedance. If a
noise source harmonic falls near a board resonance that is not
sufficiently damped, the power bus noise may be excessive.
Unpopulated printed circuit boards exhibit conductive, di-
electric, radiation, and surface wave losses. The conductive loss
and dielectric loss are usually more important than the other two
loss mechanisms. The dominant loss mechanism depends on the
thickness of the dielectric and the working frequency. When the
spacing between the two solid planes is on the order of a skin
depth in the copper, the conductive loss will dominate. Com-
pared with those in unpopulated samples, the power bus reso-
nances in the populated boards are generally shifted and fur-
ther damped. The extra loss associated with active components
on the board can be important in relatively widely-spaced ( 10
mils) or densely populated FR4 boards. However, the compo-
nent loss was small relative to the copper loss in the planes for
the embedded capacitance boards evaluated in this study.
Compared to PCB’s with widely spaced power–return plane
pairs, the resonant peaks of all embedded capacitance boards
were significantly damped due to the conductive loss in the
closely spaced power–return plane structure. The boards with a
0.2-mil spacing essentially eliminated all power bus resonances.
In general, according to (11), power bus resonances will be es-
sentially eliminated when the spacing between the power and
the return planes is on the order of a skin depth in the copper.
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